

**Abstract of the Disclosure**

Disclosed is a process for controlling the expander cores of a dual expander using a single test port, such as a J-tag port. Access to and control of each expander core is  
5 accomplished by placing one of the cores in a bypass mode and accessing and controlling the other core through data supplied serially through the J-tag port.